# M68AW511A

4 Mbit (512K x8) 3.0V Asynchronous SRAM

FEATURES SUMMARY

■ SUPPLY VOLTAGE: 2.7 to 3.6V

■ 512K x 8 bits SRAM with OUTPUT ENABLE

■ EQUAL CYCLE and ACCESS TIMES: 55ns

■ LOW STANDBY CURRENT

■ LOW V_{CC} DATA RETENTION: 1.5V

■ TRI-STATE COMMON I/O

■ LOW ACTIVE and STANDBY POWER

Figure 1. Packages

TSOP32 Type II (NC)

SO32 (MC)

TABLE OF CONTENTS

SUMMARY DESCRIPTION

The M68AW511A is a 4 Mbit (4,194,304 bit) CMOS SRAM, organized as 524,288 words by 8 bits. The device features fully static operation requiring no external clocks or timing strobes, with equal address access and cycle times. It requires a single 2.7 to 3.6V supply.

This device has an automatic power-down feature, reducing the power consumption by over 99% when deselected.

The M68AW511A is available in two different packages: 32-lead TSOP Type II and 32-lead SO.

Figure 2. Logic Diagram

AI05445c

Table 1. Signal Names

A0-A18	Address Inputs
DQ0-DQ7	Data Input/Output
$\overline{E}$	Chip Enable
$\overline{G}$	Output Enable
$\overline{W}$	Write Enable
V_{CC}	Supply Voltage
V_{SS}	Ground

Figure 3. TSOP and SO Connections

```
        A17 ⊏    ① ⌇        32 ⊐ V_CC
        A16 ⊏              ⊐ A15
        A14 ⊏              ⊐ A18
        A12 ⊏              ⊐ W̄
         A7 ⊏              ⊐ A13
         A6 ⊏              ⊐ A8
         A5 ⊏              ⊐ A9
         A4 ⊏  8   M68AW511A   25 ⊐ A11
         A3 ⊏  9           24 ⊐ Ḡ
         A2 ⊏              ⊐ A10
         A1 ⊏              ⊐ Ē
         A0 ⊏              ⊐ DQ7
        DQ0 ⊏              ⊐ DQ6
        DQ1 ⊏              ⊐ DQ5
        DQ2 ⊏              ⊐ DQ4
        V_SS ⊏ 16  ⌇     17 ⊐ DQ3
                    AI05446c
```

Figure 4. Block Diagram

MAXIMUM RATING

Stressing the device above the rating listed in the Absolute Maximum Ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not im-

plied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 2. Absolute Maximum Ratings

Symbol	Parameter	Value	Unit
I_O [1]	Output Current	20	mA
T_A	Ambient Operating Temperature	−55 to 125	°C
T_{STG}	Storage Temperature	−65 to 150	°C
V_{CC}	Supply Voltage	−0.5 to 4.6	V
V_{IO} [2]	Input or Output Voltage	−0.5 to V_{CC} +0.5	V
P_D	Power Dissipation	1	W

Note: 1. One output at a time, not to exceed 1 second of duration.
2. Up to a maximum operating V_{CC} of 3.6V only.

DC AND AC PARAMETERS

This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC Characteristic tables are derived from tests performed under the Measurement Conditions listed in the relevant tables. Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters.

Table 3. Operating and AC Measurement Conditions

Parameter		M68AW511A
V_{CC} Supply Voltage		2.7 to 3.6V
Ambient Operating Temperature	Range 1	0 to 70°C
	Range 6	–40 to 85°C
Load Capacitance (C_L)		30pF
Output Circuit Protection Resistance (R_1)		3.0kΩ
Load Resistance (R_2)		3.1kΩ
Input Rise and Fall Times		1ns/V
Input Pulse Voltages		0 to V_{CC}
Input and Output Timing Ref. Voltages		$V_{CC}/2$
Input and Output Transition Timing Ref. Voltages		$V_{OL} = 0.3V_{CC}$; $V_{OH} = 0.7V_{CC}$

**Figure 5. AC Measurement I/O Waveform**

Figure 6. AC Measurement Load Circuit

Table 4. Capacitance

Symbol	Parameter[1,2]	Test Condition	Min	Max	Unit
C_{IN}	Input Capacitance on all pins (except DQ)	V_{IN} = 0V		6	pF
C_{OUT}	Output Capacitance	V_{OUT} = 0V		8	pF

Note: 1. Sampled only, not 100% tested.
2. At T_A = 25°C, f = 1MHz, V_{CC} = 3.0V.

Table 5. DC Characteristics

Symbol	Parameter	Test Condition	Min	Typ	Max	Unit
I_{CC1} [1,2]	Operating Supply Current	V_{CC} = 3.6V, f = 1/t_{AVAV}, I_{OUT} = 0mA			30	mA
I_{CC2} [3]	Operating Supply Current	V_{CC} = 3.6V, f = 1MHz, I_{OUT} = 0mA			5	mA
I_{LI}	Input Leakage Current	0V ≤ V_{IN} ≤ V_{CC}	−1		1	µA
I_{LO} [4]	Output Leakage Current	0V ≤ V_{OUT} ≤ V_{CC}	−1		1	µA
I_{SB}	Standby Supply Current CMOS	V_{CC} = 3.6V, $\overline{E}$ ≥ V_{CC} − 0.2V, f = 0		5	10	µA
V_{IH}	Input High Voltage		2.2		V_{CC} + 0.3	V
V_{IL}	Input Low Voltage		−0.3		0.6	V
V_{OH}	Output High Voltage	I_{OH} = −1mA	2.4			V
V_{OL}	Output Low Voltage	I_{OL} = 2.1mA			0.4	V

Note: 1. Average AC current, cycling at t_{AVAV} minimum.
2. $\overline{E}$ = V_{IL}, V_{IN} = V_{IH} or V_{IL}.
3. $\overline{E}$ ≤ 0.2V, V_{IN} ≤ 0.2V or V_{IN} ≥ V_{CC} − 0.2V.
4. Output disable.

OPERATION

The M68AW511A has a Chip Enable power down feature which invokes an automatic standby mode whenever Chip Enable is de-asserted ($\overline{E}$ = High). An Output Enable ($\overline{G}$) signal provides a high speed tri-state control, allowing fast read/write cycles to be achieved with the common I/O data bus. Operational modes are determined by device control inputs $\overline{W}$ and $\overline{E}$ as summarized in the Operating Modes table (Table 6).

Table 6. Operating Modes

Operation	$\overline{E}$	$\overline{W}$	$\overline{G}$	DQ0-DQ7	Power
Output Disabled	V_{IL}	X	V_{IH}	Hi-Z	Active (I_{CC})
Read	V_{IL}	V_{IH}	V_{IL}	Data Output	Active (I_{CC})
Write	V_{IL}	V_{IL}	X	Data Input	Active (I_{CC})
Deselect	V_{IH}	X	X	Hi-Z	Standby (I_{SB})

Note: X = V_{IH} or V_{IL}.

Read Mode

The M68AW511A is in the Read mode whenever Write Enable ($\overline{W}$) is High with Output Enable ($\overline{G}$) Low, and Chip Enable ($\overline{E}$) is asserted. This provides access to data from eight of the 4,194,304 locations in the static memory array, specified by the 19 address inputs. Valid data will be available at the eight output pins within t_{AVQV} after the last stable address, providing $\overline{G}$ is Low and $\overline{E}$ is Low. If Chip Enable or Output Enable access times are not met, data access will be measured from the limiting parameter (t_{ELQV} or t_{GLQV}) rather than the address. Data out may be indeterminate at t_{ELQX} and t_{GLQX}, but data lines will always be valid at t_{AVQV}.

Figure 7. Address Controlled, Read Mode AC Waveforms

Note: $\overline{E}$ = Low, $\overline{G}$ = Low, $\overline{W}$ = High.

Figure 8. Chip Enable or Output Enable Controlled, Read Mode AC Waveforms.

Note: Write Enable ($\overline{W}$) = High.

Figure 9. Chip Enable Controlled, Standby Mode AC Waveforms

Table 7. Read and Standby Mode AC Characteristics

Symbol	Parameter		M68AW511A		Unit
			55	70	
t_{AVAV}	Read Cycle Time	Min	55	70	ns
t_{AVQV}	Address Valid to Output Valid	Max	55	70	ns
t_{AXQX} [1]	Data hold from Address change	Min	5	5	ns
t_{EHQZ} [2,3]	Chip Enable High to Output Hi-Z	Max	20	25	ns
t_{ELQV}	Chip Enable Low to Output Valid	Max	55	70	ns
t_{ELQX} [1]	Chip Enable Low to Output Transition	Min	5	5	ns
t_{GHQZ} [2,3]	Output Enable High to Output Hi-Z	Max	20	25	ns
t_{GLQV}	Output Enable Low to Output Valid	Max	25	35	ns
t_{GLQX} [1]	Output Enable Low to Output Transition	Min	5	5	ns
t_{PD} [4]	Chip Enable High to Power Down	Max	0	0	ns
t_{PU} [4]	Chip Enable Low to Power Up	Min	55	70	ns

Note: 1. Test conditions assume transition timig reference level = $0.3V_{CC}$ or $0.7V_{CC}$.
2. At any given temperature and voltage condition, t_{EHQZ} is less than t_{ELQX} and t_{GHQZ} is less than t_{GLQX} for any given device.
3. These parameters are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
4. Tested initially and after any design or process changes that may affect these parameters

Write Mode

The M68AW511A is in the Write mode whenever the $\overline{W}$ and $\overline{E}$ pins are Low. Either the Chip Enable input ($\overline{E}$) or the Write Enable input ($\overline{W}$) must be de-asserted during Address transitions for subsequent write cycles. Write begins with the concurrence of Chip Enable being active with $\overline{W}$ low. Therefore, address setup time is referenced to Write Enable and Chip Enable as t_{AVWL} and t_{AVEH} respectively, and is determined by the latter occurring edge.

The Write cycle can be terminated by the earlier rising edge of $\overline{E}$, or $\overline{W}$.

if the Output is enabled ($\overline{E}$ = Low and $\overline{G}$ = Low), then $\overline{W}$ will return the outputs to high impedance within t_{WLQZ} of its falling edge. Care must be taken to avoid bus contention in this type of operation. Data input must be valid for t_{DVWH} before the rising edge of Write Enable, or for t_{DVEH} before the rising edge of $\overline{E}$, whichever occurs first, and remain valid for t_{WHDX} or t_{EHDX}.

**Figure 10. Write Enable Controlled, Write AC Waveforms**

Figure 11. Chip Enable Controlled, Write AC Waveforms

AI05914

Table 8. Write Mode AC Characteristics

Symbol	Parameter		M68AW511A		Unit
			55	70	
t$_{AVAV}$	Write Cycle Time	Min	55	70	ns
t$_{AVEH}$	Address Valid to Chip Enable High	Min	45	60	ns
t$_{AVEL}$	Address Valid to Chip Enable Low	Min	0	0	ns
t$_{AVWH}$	Address Valid to Write Enable High	Min	45	60	ns
t$_{AVWL}$	Address Valid to Write Enable Low	Min	0	0	ns
t$_{DVEH}$	Input Valid to Chip Enable High	Min	25	30	ns
t$_{DVWH}$	Input Valid to Write Enable High	Min	25	30	ns
t$_{EHAX}$	Chip Enable High to Address Transition	Min	0	0	ns
t$_{EHDX}$	Chip Enable High to Input Transition	Min	0	0	ns
t$_{ELEH}$	Chip Enable Low to Chip Enable High	Min	45	60	ns
t$_{ELWH}$	Chip Enable Low to Write Enable High	Min	45	60	ns
t$_{WHAX}$	Write Enable High to Address Transition	Min	0	0	ns
t$_{WHDX}$	Write Enable High to Input Transition	Min	0	0	ns
t$_{WHQX}$ [1]	Write Enable High to Output Transition	Min	5	5	ns
t$_{WLEH}$	Write Enable Low to Chip Enable High	Min	45	60	ns
t$_{WLQZ}$ [1,2]	Write Enable Low to Output Hi-Z	Max	20	25	ns
t$_{WLWH}$	Write Enable Low to Write Enable High	Min	45	60	ns

Note: 1. These parameters are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
   2. At any given temperature and voltage condition, t$_{WLQZ}$ is less than t$_{WHQX}$ for any given device.

Figure 12. Low V_{CC} Data Retention AC Waveforms

Table 9. Low V_{CC} Data Retention Characteristics

| Symbol	Parameter	Test Condition	Min	Typ	Max	Unit
I_{CCDR} [1]	Supply Current (Data Retention)	$V_{CC} = 1.5V$, $\overline{E} \geq V_{CC} - 0.2V$, $f = 0$ [3]		4.5	9	μA
t_{CDR} [1,2]	Chip Disable to Power Down		0			ns
t_R [2]	Operation Recovery Time		t_{AVAV}			ns
V_{DR} [1]	Supply Voltage (Data Retention)	$\overline{E} \geq V_{CC} - 0.2V$, $f = 0$	1.5			V

Note: 1. All other Inputs at $V_{IH} \geq V_{CC} -0.2V$ or $V_{IL} \leq 0.2V$.
2. Tested initially and after any design or process may affect these parameters. t_{AVAV} is Read cycle time.
3. No input may exceed V_{CC} +0.2V.

PACKAGE MECHANICAL

**Figure 13. TSOP 32 Type II - 32 lead Plastic Thin Small Outline Type II, Package Outline**

Note: Drawing is not to scale.

Table 10. TSOP32 Type II - 32 lead Plastic Thin Small Outline TypeII, Package Mechanical Data

Symbol	millimeters			inches		
	Typ	Min	Max	Typ	Min	Max
A			1.20			0.047
A1		0.05	0.15		0.002	0.006
A2		0.95	1.05		0.037	0.041
b		0.30	0.52		0.012	0.020
C		0.12	0.21		0.005	0.008
CP			0.10			0.004
D		20.82	21.08		0.820	0.830
e	1.27	–	–	0.050	–	–
E		11.56	11.96		0.455	0.471
E1		10.03	10.29		0.395	0.405
L		0.40	0.60		0.016	0.024
α		0°	5°		0°	5°
N		32			32	

Figure 14. SO32 - 32 lead Plastic Small Outline, Package Outline

Note: Drawing is not to scale.

**Table 11. SO32 - 32 lead Plastic Small Outline, Package Mechanical Data**

Symbol	millimeters			inches		
	Typ	Min	Max	Typ	Min	Max
A			3.00			0.118
A1		0.10			0.004	
A2		2.57	2.82		0.101	0.111
B		0.36	0.51		0.014	0.020
C		0.15	0.30		0.006	0.012
D		20.14	20.75		0.793	0.817
E		11.18	11.43		0.440	0.450
E1		13.87	14.38		0.546	0.566
e	1.27	–	–	0.050	–	–
L		0.58	0.99		0.023	0.039
L1		1.19	1.60		0.047	0.063
CP			0.10			0.004

PART NUMBERING

Table 12. Ordering Information Scheme

Example: M68AW511 A L 55 NC 6 T

Device Type
M68

Mode
A = Asynchronous

Operating Voltage
W = 2.7 to 3.6V

Array Organization
511 = 4 Mbit (512K x8)

Option 1
A = 1 Chip Enable

Option 2
L = L-Die
M = M-Die

Speed Class
55 = 55 ns
70 = 70 ns

Package
NC = TSOP32 Type II
MC = SO32

Operative Temperature
1 = 0 to 70°C
6 = −40 to 85 °C

Shipping
T = Tape & Reel Packing

For a list of available options (Speed, Package, etc.) or for further information on any aspect of this device, please contact the STMicroelectronics Sales Office nearest to you.

REVISION HISTORY

Table 13. Document Revision History

Date	Version	Revision Details
August 2001	1.0	First Issue
27-Sep-2001	2.0	55ns speed class replaces 70ns
27-Feb-2002	3.0	From Preliminary Data to Data Sheet 70ns speed class added Temperature Range 1 (0 to 70°C) added Block Diagram clarified (Figure 4) Operating and AC Measurement Conditions table clarified (Table 3) AC Measurement Load Circuit clarified (Figure 6) DC Characteristics table clarified (Table 5) Write, Read and Standby Mode AC Characteristics tables clarified (Table 8 and 7) Chip Enable Controlled, Write AC Waveforms clarified (Figure 11) Low V_{CC} Data Retention AC Waveforms and Characteristics clarified (Figure 12 and Table 9)
01-Mar-2002	4.0	SO32 package added
25-Mar-2002	5.0	Read and Standby Mode AC Characteristics table clarified (Table 7) Low V_{CC} Data Retention AC Waveforms and Characteristics clarified (Figure 12 and Table 9)
26-Apr-2002	6.0	DC Characteristics Table clarified (Table 5) Write Mode AC Characteristics Table clarified (Table 8)
17-Jun-2002	6.1	Minor changes
09-Sep-2002	6.2	Load Capacitance (C_L) changed from 100pF to 30pF (Table 3)
02-Oct-2002	6.3	New part number added.
09-Oct-2002	6.4	Commercial code modified.
12-Jun-2003	6.5	Correction to wording in Operating Modes table