- Low r<sub>DS(on)</sub> . . . 5 Ω Typical
- Avalanche Energy ... 30 mJ
- Eight Power DMOS-Transistor Outputs of 150-mA Continuous Current
- 500-mA Typical Current-Limiting Capability
- Output Clamp Voltage . . . 50 V
- Low Power Consumption

#### description


The TPIC6B273 is a monolithic, high-voltage, medium-current, power logic octal D-type latch with DMOS-transistor outputs designed for use in systems that require relatively high load power. The device contains a built-in voltage clamp on the outputs for inductive transient protection. Power driver applications include relays, solenoids, and other medium-current or high-voltage loads.

The TPIC6B273 contains eight positive-edgetriggered D-type flip-flops with a direct clear input. Each flip-flop features an open-drain power DMOS-transistor output.


When clear (CLR) is high, information at the D inputs meeting the setup time requirements is transferred to the DRAIN outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input (CLK) is at either the high or low level, the D input signal has no effect at the output. An asynchronous CLR is provided to turn all eight DMOS-transistor outputs off. When data is low for a given output, the DMOS-transistor output is off. When data is high, the DMOS-transistor output has sink-current capability.

Outputs are low-side, open-drain DMOS transistors with output ratings of 50 V and 150-mA continuous sink-current capability. Each output provides a 500-mA typical current limit at  $T_C = 25^{\circ}C$ . The current limit decreases as the junction temperature increases for additional device protection.

The TPIC6B273 is characterized for operation over the operating case temperature range of  $-40^{\circ}$ C to 125°C.



#### logic symbol†




<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12.

## FUNCTION TABLE (each channel)

|     | INPUTS     |   |         |
|-----|------------|---|---------|
| CLR | CLK        | D | DRAIN   |
| L   | Χ          | Х | Н       |
| Н   | $\uparrow$ | Н | L       |
| Н   | $\uparrow$ | L | Н       |
| H   | L          | X | Latched |


H = high level, L = low level, X = irrelevant

#### logic diagram (positive logic)





#### schematic of inputs and outputs



## absolute maximum ratings over recommended operating case temperature range (unless otherwise noted) $\dagger$

| Logic supply voltage, V <sub>CC</sub> (see Note 1)  |                              |
|---|------------------------------|
| Logic input voltage range, V <sub>I</sub>   | 0.3 V to 7 V                 |
| Power DMOS drain-to-source voltage, V <sub>DS</sub> (see Note 2)                            |                              |
| Continuous source-to-drain diode anode current  |                              |
| Pulsed source-to-drain diode anode current (see Note 3)                                     |                              |
| Pulsed drain current, each output, all outputs on, $I_D$ , $T_C = 25^{\circ}C$ (see Note 3) | 500 mA                       |
| Continuous drain current, each output, all outputs on, $I_D$ , $T_C = 25^{\circ}C$          |                              |
| Peak drain current single output, I <sub>DM</sub> ,T <sub>C</sub> = 25°C (see Note 3)       | 500 mA                       |
| Single-pulse avalanche energy, E <sub>AS</sub> (see Figure 4)                               |                              |
| Avalanche current, I <sub>AS</sub> (see Note 4)   | 500 mA                       |
| Continuous total dissipation  | See Dissipation Rating Table |
| Operating virtual junction temperature range, T <sub>J</sub>                                | –40°C to 150°C               |
| Operating case temperature range, T <sub>C</sub>  |                              |
| Storage temperature range   |                              |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds                                | 260°C                        |

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values are with respect to GND.
  - 2. Each power DMOS source is internally connected to GND.
  - 3. Pulse duration  $\leq$  100  $\mu$ s and duty cycle  $\leq$  2%.
  - 4. DRAIN supply voltage = 15 V, starting junction temperature (TJS) =  $25^{\circ}$ C, L = 200 mH, IAS = 0.5 A (see Figure 4).

#### **DISSIPATION RATING TABLE**

| PACKAGE | $T_C \le 25^{\circ}C$ POWER RATING | DERATING FACTOR<br>ABOVE T <sub>C</sub> = 25°C | T <sub>C</sub> = 125°C<br>POWER RATING |
|---------|------------------------------------|--|--|
| DW      | 1389 mW                            | 11.1 mW/°C                                     | 278 mW                                 |
| N       | 1050 mW                            | 10.5 mW/°C                                     | 263 mW                                 |



SLIS031 - APRIL 1994

#### recommended operating conditions

|   | MIN                  | MAX                  | UNIT |
|---|----------------------|----------------------|------|
| Logic supply voltage, V <sub>CC</sub>   | 4.5                  | 5.5                  | V    |
| High-level input voltage, VIH   | 0.85 V <sub>CC</sub> |                      | V    |
| Low-level input voltage, V <sub>IL</sub>  |                      | 0.15 V <sub>CC</sub> | V    |
| Pulsed drain output current, T <sub>C</sub> = 25°C, V <sub>CC</sub> = 5 V (see Notes 3 and 5) | -500                 | 500                  | mA   |
| Setup time, D high before CLK↑, t <sub>SU</sub> (see Figure 2)                                | 20                   |                      | ns   |
| Hold time, D high after CLK↑, th (see Figure 2)   | 20                   |                      | ns   |
| Pulse duration, t <sub>W</sub> (see Figure 2)   | 40                   | ·                    | ns   |
| Operating case temperature, T <sub>C</sub>  | -40                  | 125                  | °C   |

### electrical characteristics, $V_{CC} = 5 \text{ V}$ , $T_{C} = 25^{\circ}\text{C}$ (unless otherwise noted)

| PARAMETER            |  | TEST CONDITIONS   |                           |                                       | MIN | TYP  | MAX | UNIT |
|----------------------|--|---|---------------------------|---------------------------------------|-----|------|-----|------|
| V <sub>(BR)DSX</sub> | Drain-to-source breakdown voltage          | I <sub>D</sub> = 1 mA   |                           |                                       | 50  |      |     | V    |
| V <sub>SD</sub>      | Source-to-drain diode forward voltage      | I <sub>F</sub> = 100 mA   |                           |                                       |     | 0.85 | 1   | ٧    |
| lн                   | High-level input current                   | $V_{CC} = 5.5 \text{ V},$   | $V_I = V_{CC}$            |                                       |     |      | 1   | μΑ   |
| I <sub>IL</sub>      | Low-level input current                    | $V_{CC} = 5.5 \text{ V},$   | V <sub>I</sub> = 0        |                                       |     |      | -1  | μΑ   |
| 1                    | Lania avenda avenda                        | ., 55.  | All outputs off           |                                       |     | 20   | 100 |      |
| lcc                  | Logic supply current                       | V <sub>CC</sub> = 5.5 V   | All outputs on            | I outputs on                          |     | 150  | 300 | μΑ   |
| I <sub>N</sub>       | Nominal current                            | $V_{DS(on)} = 0.5 \text{ V},  I_{N} = I_{D}, $ $T_{C} = 85^{\circ}C,$ See Notes 5, 6, and 7 |                           |                                       | 90  |      | mA  |      |
| l=                   | IDSX Off-state drain current               |   | V <sub>CC</sub> = 5.5 V   |                                       |     | 0.1  | 5   | ^    |
| DSX                  |  |   | $V_{CC} = 5.5 \text{ V},$ | T <sub>C</sub> = 125°C                |     | 0.15 | 8   | μΑ   |
|                      |  | I <sub>D</sub> = 100 mA,  | V <sub>CC</sub> = 4.5 V   |                                       |     | 4.2  | 5.7 |      |
| rDS(on)              | Static drain-to-source on-state resistance | I <sub>D</sub> = 100 mA,<br>T <sub>C</sub> = 125°C  | $V_{CC} = 4.5 \text{ V},$ | See Notes 5 and 6 and Figures 6 and 7 |     | 6.8  | 9.5 | Ω    |
|                      |  | I <sub>D</sub> = 350 mA,  | V <sub>CC</sub> = 4.5 V   |                                       |     | 5.5  | 8   |      |

### switching characteristics, $V_{CC}$ = 5 V, $T_{C}$ = 25°C

| PARAMETER       |   | TEST CONDITIONS                                     | MIN | TYP | MAX | UNIT |
|-----------------|---|---|-----|-----|-----|------|
| tPLH            | Propagation delay time, low-to-high-level output from CLK |   |     | 150 |     | ns   |
| tPHL            | Propagation delay time, high-to-low-level output from CLK | $C_L = 30 \text{ pF}, \qquad I_D = 100 \text{ mA},$ |     | 90  |     | ns   |
| t <sub>r</sub>  | Rise time, drain output                                   | See Figures 1, 2, and 8                             |     | 200 |     | ns   |
| t <sub>f</sub>  | Fall time, drain output                                   |   |     | 200 |     | ns   |
| ta              | Reverse-recovery-current rise time                        | I <sub>F</sub> = 100 mA, di/dt = 20 A/μs,           |     | 100 |     |      |
| t <sub>rr</sub> | Reverse-recovery time                                     | See Notes 5 and 6 and Figure 3                      |     | 300 |     | ns   |

- NOTES: 3. Pulse duration  $\leq$  100  $\mu$ s and duty cycle  $\leq$  2%.

  - 5. Technique should limit T<sub>J</sub> T<sub>C</sub> to 10°C maximum.
    6. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.
  - 7. Nominal current is defined for a consistent comparison between devices from different sources. It is the current that produces a voltage drop of 0.5 V at  $T_C = 85^{\circ}C$ .



#### thermal resistance

| PARAMETER           |   | TEST CONDITIONS | MIN                            | MAX | UNIT |      |
|---------------------|---|-----------------|--------------------------------|-----|------|------|
| R <sub>0</sub> JA T | Thermal resistance, junction-to-ambient | DW package      | All 8 outputs with equal power |     | 90   | °C/W |
|                     |   | N package       | All 6 Outputs with equal power |     | 95   |      |

#### PARAMETER MEASUREMENT INFORMATION




Figure 1. Resistive-Load Test Circuit and Voltage Waveforms





Figure 2. Test Circuit, Switching Times, and Voltage Waveforms

NOTES: A. The word generator has the following characteristics:  $t_{\Gamma} \le 10$  ns,  $t_{W} = 300$  ns, pulsed repetition rate (PRR) = 5 KHz,  $Z_{O} = 50 \ \Omega$ .

B. C<sub>L</sub> includes probe and jig capacitance.




#### PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The DRAIN terminal under test is connected to the TP K test point. All other terminals are connected together and connected to the TP A test point.
  - B. The  $V_{GG}$  amplitude and  $R_{G}$  are adjusted for di/dt = 20 A/ $\mu$ s. A  $V_{GG}$  double-pulse train is used to set  $I_{F}$  = 0.1 A, where  $t_{1}$  = 10  $\mu$ s,  $t_{2}$  = 7  $\mu$ s, and  $t_{3}$  = 3  $\mu$ s.

Figure 3. Reverse-Recovery-Current Test Circuit and Waveforms of Source-to-Drain Diode



- NOTES: A. The word generator has the following characteristics:  $t_r \le 10$  ns,  $t_f \le 10$  ns,  $Z_O = 50$   $\Omega$ .
  - B. Input pulse duration,  $t_W$ , is increased until peak current  $I_{AS} = 0.5$  A. Energy test is defined as  $E_{AS} = I_{AS} \times V_{(BR)DSX} \times t_{av}/2 = 30$  mJ.

Figure 4. Single-Pulse Avalanche Energy Test Circuit and Waveforms



#### TYPICAL CHARACTERISTICS

# PEAK AVALANCHE CURRENT vs TIME DURATION OF AVALANCHE




Figure 5

## DRAIN-TO-SOURCE ON-STATE RESISTANCE





Figure 6

#### STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE



NOTE A: Technique should limit T<sub>J</sub> – T<sub>C</sub> to 10°C maximum.

## SWITCHING TIME vs CASE TEMPERATURE




Figure 8



#### THERMAL INFORMATION

#### **MAXIMUM CONTINUOUS** DRAIN CURRENT OF EACH OUTPUT NUMBER OF OUTPUTS CONDUCTING **SIMULTANEOUSLY** 0.45 $V_{CC} = 5 V$ Maximum Continuous Drain Current of Each Output – A 0.4 0.35 0.3 0.25 T<sub>C</sub> = 25°C 0.2 0.15 T<sub>C</sub> = 100°C 0.1 T<sub>C</sub> = 125°C ۵ 0.05 0 2 5 6 7 8 N - Number of Outputs Conducting Simultaneously

Figure 9




Figure 10

#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1995, Texas Instruments Incorporated