DA PACKAGE (TOP VIEW)

CH₀ CH₁ $CH2 \Box$ $CH3$ $\overline{\text{cs}} \square$ WR \Box \overline{RD} CLK **II** DGND DV_{DD} INT/EOC^{IL} DO \Box $D1$ $D2$ $D3 \Box$ $D4$

 \Box NC \Box AIN AV_{DD} **ID** AGND REFM \Box REFP **THE CSTART** \Box D9/A1 \Box D8/A0 M ה \Box D6 \Box D5

 \Box CH7 \Box CH6 \Box CH5 \Box CH4 \Box MO \Box AIN \Box AV_{DD} \Box AGND \Box REFM \equiv REFP **CSTART** \Box D9/A1 \square D8/A0 ס \Box \Box D6 \Box D5

- \bullet **Fast Throughput Rate: 1.25 MSPS at 5 V, 625 KSPS at 3 V**
- \bullet **Wide Analog Input: 0 V to AV_{DD}**
- \bullet **Differential Nonlinearity Error: <** ± **1 LSB**
- \bullet **Integral Nonlinearity Error: <** ± **1 LSB**
- \bullet **8-to-1 Analog MUX – TLV1578**
- \bullet **Single 2.7-V to 5.5-V Supply Operation**
- \bullet **Low Power: 12 mW at 3 V and 35 mW at 5 V**
- \bullet **Auto Power Down of 1 mA Max**
- \bullet **Software Power Down: 10** µ**A Max**
- \bullet **DSP and Microcontroller Compatible Parallel Interface**
- \bullet **Binary/Two's Complement Output**
- \bullet **Hardware Controlled Extended Sampling**
- \bullet **Channel Sweep Mode Operation and Channel Select**
- \bullet **Hardware or Software Start of Conversion**

applications

- \bullet **Mass Storage and HDD**
- \bullet **Automotive**
- \bullet **Digital Servos**
- \bullet **Process Control**
- \bullet **General-Purpose DSP**
- \bullet **Image Sensor Processing**

description

NC – No internal connection

DW OR PW PACKAGE (TOP VIEW)

 $\overline{\text{cs}}$ \Box WR **LL** RD CLK **LIL** DGND^L $_{\text{DVDD}}$ \Box **INT/EOC** DO I $D1$ \Box $D2 \Box$ $D3$ $D4$ \square

The TLV1571/1578 is a 10-bit data acquisition system that combines an 8-channel input multiplexer (MUX), a high-speed 10-bit ADC, and a parallel interface. The device contains two on-chip control registers allowing control of channel selection, software conversion start, and power down via the bidirectional parallel port. The MUX is independently accessible. This allows the user to insert a signal conditioning circuit such as an antialiasing filter or an amplifier, if required, between the MUX and the ADC. Therefore, one signal conditioning circuit can be used for all eight channels. The TLV1571 is a single channel analog input device with all the same functions as the TLV1578.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

PRODUCTION DATA information is current as of publication date. Copyright 1999, Texas Instruments Incorporated

description (continued)

The TLV1571/TLV1578 operates from a single 2.7-V to 5.5-V power supply. It accepts an analog input range from 0 V to AV_{DD} and digitizes the input at a maximum 1.25 MSPS throughput rate at 5 V. The power dissipations are only 12 mW with a 3-V supply or 35 mW with a 5-V supply. The device features an auto power down mode that automatically powers down to 1 mA 50 ns after conversion is performed. In software power down mode, the ADC is further powered down to only 10 µA.

Very high throughput rate, simple parallel interface, and low power consumption make the TLV1571/TLV1578 an ideal choice for high-speed digital signal processing requiring multiple analog inputs.

functional block diagram – TLV1571

Terminal Functions

detailed description

analog-to-digital SAR converter

The TLV1571/TLV1578 analog-to-digital converter uses the SAR architecture described in this section.

The CMOS threshold detector in the successive-approximation conversion system determines each bit by examining the charge on a series of binary-weighted capacitors (see Figure 1). In the first phase of the conversion process, the analog input is sampled by closing the S_C switch and all S_T switches simultaneously. This action charges all the capacitors to the input voltages.

Figure 1. Simplified Model of the Successive-Approximation System

In the next phase of the conversion process, all S_T and S_C switches are opened and the threshold detector begins identifying bits by identifying the charge (voltage) on each capacitor relative to the reference (VREFM) voltage. In the switching sequence, 10 capacitors are examined separately until all 10 bits are identified and the charge-convert sequence is repeated. In the first step of the conversion phase, the threshold detector looks at the first capacitor (weight = 512). Node 512 of this capacitor is switched to the VREFP voltage, and the equivalent nodes of all the other capacitors on the ladder are switched to VREFM. If the voltage at the summing node is greater than the trip point of the threshold detector (approximately one-half the AV_{DD} voltage), a bit 0 is placed in the output register and the 512-weight capacitor is switched to VREFM. If the voltage at the summing node is less than the trip point of the threshold detector, a bit 1 is placed in the register and the 512-weight capacitor remains connected to VREFP through the remainder of the successive-approximation process. The process is repeated for the 256-weight capacitor, and so forth down the line until all bits are counted. With each step of the successive-approximation process, the initial charge is redistributed among the capacitors. The conversion process relies on charge redistribution to count and weigh the bits from MSB to LSB.

sampling frequency, fs

The TLV1571/TLV1578 requires 16 CLKs for each conversion, therefore the equivalent maximum sampling frequency achievable with a given CLK frequency is:

 $f_{s(max)} = (1/16) f_{CLK}$

The TLV1571 and TLV1578 are software configurable. The first two MSB bits, D(9,8) are used to address which register to set. The rest of the eight bits are used as control data bits. There are two control registers, CR0 and CR1, that are user configurable. All of the register bits are written to the control register during write cycles. A description of the control registers is shown in Figure 2.

detailed description (continued)

control registers

7h 6h **7 6**

Diff. Pair D CH6 (plus) CH7 (minus)

N/A N/A

Figure 2. Input Data Format

detailed description (continued)

hardware configuration option

The TLV1571/TLV1578 can configure itself. This option is enabled when the $\overline{\text{WR}}$ pin is tied to ground and a dummy $\overline{\text{RD}}$ signal is applied. The ADC is now fully configured. Zeros or default values are applied to both control registers. The ADC is configured ideally for 3-V operation, which means the internal OSC is set at 10 MHz, single channel input mode, and hardware start of conversion using CSTART.

ADC conversion modes

The TLV1571/TLV1578 provides two conversion modes and two start of conversion modes. In single channel input mode, a single channel is continuously sampled and converted. In sweep mode (only available for the TLV1578), a predetermined set of channels is continuously sampled and converted. Table 1 explains these modes in more detail.

Table 1. Conversion Modes

 \dagger Single channel input mode repeatedly samples and converts from the channel until $\overline{\text{WR}}$ is applied.

detailed description (continued)

configure the device

The device can be configured by writing to control registers CR0 and CR1.

Table 2. TLV1571/TLV1578 Programming Examples

Input types: The 8 analog inputs can be configured as four pairs of differential inputs or 8 single-ended inputs by setting control register 1 bit 7 input mode select. Single-ended (CR1.D7 = 0) Up to 8 channels are available when the TLV1571/TLV1578 is programmed in single-ended mode or normal mode.

power down

The TLV1571/TLV1578 offers two power down modes, auto power down and software power down. This device will automatically proceed to auto power down mode if \overline{RD} is not present one clock after conversion. Software power down is controlled directly by the user.

Table 3. Power Down Modes

self-test modes

The TLV1571/TLV1578 provides three self test modes. These modes can be used to check whether the ADC itself is working properly without having to supply an external signal. There are three tests that are controlled by writing to CR1(D1,D0) (see Table 4).

Table 4. Self Tests

detailed description (continued)

reference voltage input

The TLV1571/TLV1578 has two reference input pins: REFP and REFM. The voltage levels applied to these pins establish the upper and lower limits of the analog inputs to produce a full-scale and zero-scale reading respectively. The values of REFP, REFM, and the analog input should not exceed the positive supply or be less than GND consistent with the specified absolute maximum ratings. The digital output is at full scale when the input signal is equal to or higher than REFP and is at zero when the input signal is equal to or lower than REFM.

sampling/conversion

All sampling, conversion, and data output in the device are started by a trigger. This could be the RD, WR, or CSTART signal depending on the mode of conversion and configuration. The rising edge of RD, WR, and CSTART signal are extremely important, since they are used to start the conversion. These edges need to stay close to the rising edge of the external clock (if they are used as CLK). The minimum setup and hold time with respect to the rising edge of the external clock should be 5 ns minimum. When the internal clock is used, this is not an issue since these two edges will start the internal clock automatically. Therefore, the setup time is always met.

NOTE: t_{SI} = setup time, t_{h} = hold time

Figure 3. Trigger Timing – Software Start Mode Using External Clock

detailed description (continued)

Figure 4. Trigger Timing – Software Start Mode Using Internal Clock

Figure 5. Trigger Timing – Hardware Start Mode Using External Clock

Figure 6. Trigger Timing – Hardware Start Mode Using Internal Clock

start of conversion mechanism

There are two ways to convert data: hardware and software. In the hardware conversion mode the ADC begins sampling at the falling edge of CSTART and begins conversion at the rising edge of CSTART. Software start mode ADC samples for 6 clocks, then conversion occurs for ten clocks. The total sampling and conversion process lasts only 16 clocks. If \overline{RD} is not detected during the next clock cycle, the ADC automatically proceeds to a power down state. Data is valid on the rising edge of INT in both conversion modes.

hardware CSTART conversion

external clock

With $\overline{\text{CS}}$ low and $\overline{\text{WR}}$ low, data is written into the ADC. The sampling begins at the falling edge of CSTART and conversion begins at the rising edge of CSTART. At the end of conversion, EOC goes from low to high, telling the host that conversion is ready to be read out. The external clock is active and is used as the reference at all times. With this mode, it is required that $\overline{\text{CSTAR}}$ is not applied at the rising edge of the clock (see Figure 5).

Figure 7. Single Channel Input Mode Conversion – Hardware CSTART, External Clock

hardware CSTART conversion (continued)

internal clock

In single channel input mode, with $\overline{\text{CS}}$ low and $\overline{\text{WR}}$ low, data is written into the ADC. The sampling begins at the falling edge of CSTART, and conversion begins at the rising edge of CSTART. The internal clock turns on at the rising edge of CSTART. The internal clock is disabled after each conversion.

Figure 8. Single Channel Input Mode Conversion – Hardware CSTART, Internal Clock

software START conversion

internal clock

With CS low and WR low, data is written into the ADC. Sampling begins at the rising edge of WR. Conversion begins 6 clocks after sampling begins. The internal clock begins at the rising edge of WR. The internal clock is disabled after each conversion. Subsequent sampling begins at the rising edge of RD.

Figure 9. Single Channel Input Mode Conversion – Software Start, Internal Clock

software START conversion (continued)

external clock

With $\overline{\text{CS}}$ low and $\overline{\text{WR}}$ low, data is written into the ADC. Sampling begins at the rising edge of $\overline{\text{WR}}$. The conversion process begins 6 clocks after sampling begins. At the end of conversion, the EOC pulse goes low then high telling the host that conversion is ready to be read out. The external clock is active and used as the reference at all times. With this mode, \overline{WR} and \overline{RD} should not be applied at the rising edge of the clock (see Figure 3).

Figure 10. Single Channel Input Mode Conversion – Software Start, External Clock

software START conversion (continued)

system clock source

The TLV1571/TLV1578 internally derives multiple clocks from the SYSCLK for different tasks. SYSCLK is used for most conversion subtasks. The source of SYSCLK is programmable via control register zero bit 5. The source of SYSCLK is changed at the rising edge of WR of the cycle when CR0.D5 is programmed.

internal clock (CR0.D5 = 0, SYSCLK = internal OSC)

The TLV1571/TLV1578 has a built-in 10 MHz OSC. When the internal OSC is selected as the source of SYSCLK, the internal clock starts with a delay (one half of the OSC period max) after the falling edge of the conversion trigger (either \overline{WR} , RD, or CSTART). The OSC speed can be set to 10 \pm 1 MHz or 20 \pm 2 MHz by setting register bit CR1.6.

external clock (CR0.D5 = 1, SYSCLK = external clock)

The TLV1571/TLV1578 is designed to accept an external clock input (CMOS/TTL logic) with frequencies from 1 MHz to 20 MHz.

host processor interface

The TLV1571/TLV1578 provides a generic high-speed parallel interface that is compatible with high-performance DSPs and general-purpose microprocessors. The interface includes D(0–9), INT/EOC, RD, and WR.

output format

The data output format is unipolar (code 1023 to 0) when the device is operated in single-ended input mode. The output code format can be either binary or twos complement by setting register bit CR1.D3.

power up and initialization

After power up, $\overline{\text{CS}}$ must be low to begin an I/O cycle. INT/EOC is initially high. The TLV1571/TLV1578 requires two write cycles to configure the two control registers. The first conversion after the device has returned from the power down state may be invalid and should be disregarded.

definitions of specifications and terminology

integral nonlinearity

Integral nonlinearity refers to the deviation of each individual code from a line drawn from zero through full scale. The point used as zero occurs 1/2 LSB before the first code transition. The full-scale point is defined as level 1/2 LSB beyond the last code transition. The deviation is measured from the center of each particular code to the true straight line between these two points.

differential nonlinearity

An ideal ADC exhibits code transitions that are exactly 1 LSB apart. DNL is the deviation from this ideal value. A differential nonlinearity error of less than ±1 LSB ensures no missing codes.

zero offset

The major carry transition should occur when the analog input is at zero volts. Zero error is defined as the deviation of the actual transition from that point.

gain error

The first code transition should occur at an analog value 1/2 LSB above negative full scale. The last transition should occur at an analog value 1 1/2 LSB below the nominal full scale. Gain error is the deviation of the actual difference between first and last code transitions and the ideal difference between first and last code transitions.

software START conversion (continued)

signal-to-noise ratio + distortion (SINAD)

Signal-to-noise ratio + disortion is the ratio of the rms value of the measured input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for SINAD is expressed in decibels.

effective number of bits (ENOB)

For a sine wave, SINAD can be expressed in terms of the number of bits. Using the following formula,

 $N = (SIMAD - 1.76)/6.02$

it is possible to get a measure of performance expressed as N, the effective number of bits. Thus, the effective number of bits for a device for sine wave inputs at a given input frequency can be calculated directly from its measured SINAD.

total harmonic distortion (THD)

Total harmonic distortion is the ratio of the rms sum of the first six harmonic components to the rms value of the measured input signal and is expressed as a percentage or in decibels.

spurious free dynamic range (SFDR)

Spurious free dynamic range is the difference in dB between the rms amplitude of the input signal and the peak spurious signal.

DSP interface

The TLV1571/TLV1578 is a 10-bit 1-/8-analog input channel analog-to-digital converter with throughput up to 1.25 MSPS at 5 V and up to 625 KSPS at 3 V. To achieve 1.25 MSPS throughout, the ADC must be clocked at 20 MHz. Likewise to achieve 625 KSPS throughout, the ADC must be clocked at 10 MHz. The TLV1571/TLV1578 can be easily interfaced to microcontrollers, ASICs, and DSPs. Figure 7 shows the pin connections to interface the TLV1571/TLV1578 to the TMS320C6x DSP.

† The TLV1571 has only one analog input (AIN).

Figure 11. TMS320C6x DSP Interface

grounding and decoupling considerations

General practices should apply to the PCB design to limit high frequency transients and noise that are fed back into the supply and reference lines. This requires that the supply and reference pins be sufficiently bypassed. In most cases 0.1-µF ceramic chip capacitors are adequate to keep the impedance low over a wide frequency range. Since their effectiveness depends largely on the proximity to the individual supply pin, they should be placed as close to the supply pins as possible.

To reduce high frequency and noise coupling, it is highly recommended that digital and analog grounds be shorted immediately outside the package. This can be accomplished by running a low impedance line between DGND and AGND under the package.

Figure 12. Placement for Decoupling Capacitors

power supply ground layout

Printed circuit boards that use separate analog and digital ground planes offer the best system performance. Wire-wrap boards do not perform well and should not be used. The two ground planes should be connected together at the low-impedance power-supply source. The best ground connection may be achieved by connecting the ADC AGND terminal to the system analog ground plane making sure that analog ground currents are well managed.

† Driving source requirements:

• Noise and distortion for the source must be equivalent to the resolution of the converter.

• R_S must be real at the input frequency.

where

simplified analog input analysis

Using the equivalent circuit in Figure 9, the time required to charge the analog input capacitance from 0 to V_S within 1/2 LSB, t_{ch} (1/2 LSB), can be derived as follows.

The capacitance charging voltage is given by:

$$
V_{C(t)} = V_S \left(1 - e^{-t} \frac{ch}{R_t C_i} \right)
$$

\n
$$
R_t = R_s + R_i
$$

\n
$$
R_i = R_{i(ADC)} + R_{i(MUX)}
$$
 (1)

 t_{ch} = Charge time

The input impedance R_i is 718 Ω at 5 V, and is higher (~ 1.25 kΩ) at 2.7 V. The final voltage to 1/2 LSB is given by:

$$
V_{\rm C} (1/2 \text{ LSB}) = V_{\rm S} - (V_{\rm S}/2048) \tag{2}
$$

Equating equation 1 to equation 2 and solving for cycle time t_c gives:

$$
V_{S} - (V_{S}/2048) = V_{S} \left(1 - e^{-t} \text{ch}^{/R} t^{C} i \right)
$$
\n
$$
V_{S} = V_{S} \left(1 - e^{-t} \text{ch}^{/R} t^{C} i \right)
$$
\n
$$
(3)
$$

and time to change to 1/2 LSB (minimum sampling time) is:

$$
t_{ch} (1/2 \text{ LSB}) = R_t \times C_i \times \text{In}(2048)
$$

where

$$
\ln(2048) = 7.625
$$

Therefore, with the values given, the time for the analog input signal to settle is:

$$
t_{\rm ch} (1/2 \, \text{LSB}) = (R_{\rm S} + 718 \, \Omega) \times 15 \, \text{pF} \times \ln(2048) \tag{4}
$$

This time must be less than the converter sample time shown in the timing diagrams. Which is 6x SCLK.

$$
t_{\rm ch} \left(1/2 \text{ LSB}\right) \leq 6 \times 1/f_{\rm (SCLK)} \tag{5}
$$

Therefore the maximum SCLK frequency is:

$$
Max(f_{(SCLK)}) = 6/t_{ch}(1/2\text{LSB}) = 6/(ln(2048) \times R_t \times C_i)
$$
 (6)

SLAS170 – MARCH 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

power supplies

NOTE 1: Abs $(AV_{DD} - DV_{DD}) < 0.5 V$

analog inputs

digital inputs

reference specifications

electrical characteristics over recommended operating free-air temperature range, supply voltages, and reference voltages (unless otherwise noted)

digital specifications

dc specifications

electrical characteristics over recommended operating free-air temperature range, supply voltages, and reference voltages (unless otherwise noted) (continued)

ac specifications, $AV_{DD} = DV_{DD} = 5 V$ (unless otherwise noted)

timing requirements, $AV_{DD} = DV_{DD} = 5 V$ (unless otherwise noted)

NOTE: Specifications subject to change without notice. Data valid is denoted as DAV.

PARAMETER MEASUREMENT INFORMATION

Figure 14. Single Channel Input Mode Conversion – Hardware CSTART, Internal Clock

SLAS170 – MARCH 1999

PARAMETER MEASUREMENT INFORMATION

Figure 15. Single Channel Input Mode Conversion – Software Start, Internal Clock

PARAMETER MEASUREMENT INFORMATION

Figure 16. Single Channel Input Mode Conversion – Software Start, External Clock

Figure 22

TYPICAL CHARACTERISTICS

Figure 28

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. Ti's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright 1999, Texas Instruments Incorporated